TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC7W74F, TC7W74FU, TC7W74FK

D-TYPE FLIP FLOP WITH PRESET AND CLEAR

The TC7W74 is a high speed C2MOS D FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the C2MOS low power dissipation.

The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CLOCK pulse CLEAR and PRESET are independent of the CLOCK and are accomplished by setting the applopriate input to an "L" level Input is equipped with protection circuits against static discharge or transient excess voltage.

Weight SOP8-P-1.27 : 0.05g (Typ.) SSOP8-P-0.65 : 0.02g (Typ.)

FEATURES

High Speed $f_{MAX} = 77MHz$ (Typ.) at $V_{CC} = 5V$

Low Power Dissipation $I_{CC} = 2\mu A$ (Max.) at $Ta = 25^{\circ}C$

High Noise Immunity $V_{NIH} = V_{NIL}$ = 28% V_{CC} (Min.)


Output Drive Capability 10 LSTTL Loads


Symmetrical Output Impedance ... $|I_{OH}| = I_{OL} = 4mA$

Balanced Propagation Delays $t_{pLH} = t_{pHL}$

Wide Operating Voltage Range ... $V_{CC(opr)} = 2 \sim 6V$

MARKING





Weight

: 0.05g (Typ.) : 0.02g (Typ.) SOP8-P-1.27 SSOP8-P-0.65 SSOP8-P-0.50A : 0.01g (Typ.)

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


 The information contained herein is subject to change without notice.

The information contained herein is subject to change without notice.


MAXIMUM RATINGS (Ta = 25° C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage Range	V _{CC}	-0.5~7	V
DC Input Voltage	V _{IN}	-0.5~V _{CC} +0.5	V
DC Output Voltage	Vout	-0.5~V _{CC} +0.5	٧
Input Diode Current	lικ	± 20	mA
Output Diode Current	^I ок	± 20	mΑ
DC Output Current	IOUT	± 25	mΑ
DC V _{CC} /Ground Current	lcc	± 25	mΑ
Power Dissipation	PD	300	mW
Storage Temperature	T _{stg}	- 65∼150	°C
Lead Temperature (10s)	TL	260	°C

LOGIC DIAGRAM



PIN ASSIGNMENT (TOP VIEW)



TRUTH TABLE

	INP	UTS		OUTPUTS		FUNCTION
CLR	PR	D	CK	Q	Q	FUNCTION
L	Н	×	×	L	Н	CLEAR
Н	L	×	×	Н	L	PRESET
L	L	×	×	Н	Н	_
Н	Н	L		L	Н	_
Н	Н	Н	<u>_</u>	Н	L	_
Н	Н	×	Į.	Qn	Qn	NO CHANGE

x : Don't care

RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _C C	2~6	V
Input Voltage	VIN	0~V _{CC}	٧
Output Voltage	Vout	0~V _{CC}	V
Operating Temperature	T _{opr}	- 40~85	°C
		$0\sim1000 \ (V_{CC}=2.0V)$	
Input Rise and Fall Time	t _r , t _f	$0 \sim 500 \ (V_{CC} = 4.5V)$	ns
		$0 \sim 400 \ (V_{CC} = 6.0V)$	

DC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITION		Т	a = 25°	C	Ta = -40~85°C		UNIT	
CHARACTERISTIC STIVIBUL		TEST CONDITION		Vcc	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
High-Level				2.0	1.5	_	_	1.5	_	
Input Voltage	V _{IH}		_	4.5	3.15	 	—	3.15	—	V
put voitage				6.0	4.2			4.2		
Low-Level				2.0	—	—	0.5	—	0.5	
Input Voltage	V _{IL}		_	4.5	—	—	1.35	—	1.35	V
Input voltage				6.0		_	1.8	_	1.8	
	Voн			2.0	1.9	2.0	—	1.9	_	
High-Level		 V _{IN} = V _{IH}	$I_{OH} = -20\mu A$	4.5	4.4	4.5	—	4.4	_	
_		or VIL		6.0	5.9	6.0	—	5.9	_	V
Output Voltage		OI VIL	$I_{OH} = -4mA$	4.5	4.18	4.31	—	4.13		
			$I_{OH} = -5.2 \text{mA}$	6.0	5.68	5.80	—	5.63		
				2.0	_	0.0	0.1	_	0.1	
l avv laval		\ _\\\	$I_{OL} = 20 \mu A$	4.5	—	0.0	0.1	—	0.1	
Low-Level	V _{OL}	V _{IN} = V _{IH} or V _{IL}	·	6.0	_	0.0	0.1	_	0.1	V
Output Voltage	"	OI VIL	I _{OL} = 4mA	4.5	_	0.17	0.26	_	0.33	
			$I_{OL} = 5.2 mA$	6.0	 —	0.18	0.26	_	0.33	
Input Leakage		_\\\	or CND	6.0			± 0.1		± 1.0	
Current	IN	$V_{IM} = V_{CC}$	טווט ול	0.0					_ 1.0	μ A
Quiescent	laa	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	or CND	6.0			2.0		20.0	
Supply Current	lcc	$\Lambda^{IM} = \Lambda^{CC}$ of	טאט וע	0.0			2.0		20.0	μ A

TIMING REQUIREMENTS (Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION		Ta =	25°C	Ta = −40~85°C	UNIT
PARAIVIETER	STIVIBUL	TEST CONDITION	Vcc	TYP.	LIMIT	LIMIT	UNIT
Minimum Pulse	t. n. (1)		2.0	_	75	95	
Width (CLOCK)	tw (L)	_	4.5	_	15	19	
Width (CLOCK)	^t W (H)		6.0		13	16	
Minimum Pulse			2.0	_	75	95	
Width (CLR, PR)	t _{W (L)}	_	4.5	_	15	19	
Width (CLK, FK)			6.0		13	16	
Minimum Catur			2.0		75	95	
Minimum Set-up Time	t _s	-	4.5	_	15	19	ns
Time			6.0		13	16	
Minimum Hold Time			2.0		0	0	
	t _h	_	4.5	_	0	0	
			6.0		0	0	
Minimum Domoval			2.0		25	30	
Minimum Removal Time (CLR, PR)	t _{rem}	<u> </u>	4.5	_	5	6	
Time (CLR, PR)			6.0	_	4	5	
			2.0		6	5	
Clock Frequency	f	<u> </u>	4.5	_	31	25	MHz
			6.0	_	36	29	

TOSHIBA

AC ELECTRICAL CHARACTERISTICS ($C_L = 15pF$, $V_{CC} = 5V$, Ta = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}	_	_	6	12	
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH}	_	_	13	26	ns
Propagation Delay Time (CLR, PR-Q, Q)	t _{pLH}	_	_	14	26	
Maximum Clock Frequency	fMAX	_	36	77	_	MHz

AC ELECTRICAL CHARACTERISTICS ($C_L = 50pF$, Input $t_r = t_f = 6ns$)


PARAMETER	SYMBOL	TEST CONDITION		Т	a = 25°	C.	Ta = -4	UNIT	
IANAIVILILIN	3 T IVIBOL	TEST CONDITION	Vcc	MIN.	TYP.	MAX.	MIN.	MAX.	ONIT
Output Transition	+		2.0	_	30	75	_	95	
Time	^t TLH	_	4.5	l —	8	15	 	19	
Time	^t THL		6.0	—	7	13	_	16	
Dropogation Dolay	4		2.0	_	48	150	_	190	
Propagation Delay Time (CLOCK-Q, \overline{Q})	^t pLH + ···	_	4.5	 	16	30	—	38	ns
Time (CLOCK-Q, Q)	^t pHL		6.0	—	13	26	—	32	
Propagation Dolay	^t pLH		2.0	_	51	150	_	190	
Propagation Delay Time ($\overline{\text{CLR}}$, $\overline{\text{PR}}$ - $\overline{\text{Q}}$)		_	4.5	l —	17	30	 	38	
Time (CLK, PK-Q, Q)	^t pHL		6.0	 	15	26	 	32	
Maximum Clock			2.0	6	21		5	_	
	fMAX	_	4.5	31	63	—	25	_	MHz
Frequency			6.0	36	67	—	29	_	
Input Capacitance	C _{IN}	_		_	5	10	_	10	
Power Dissipation Capacitance	C _{PD}	(Note 1)		_	34	_	_	_	pF

Note 1 : CpD is defined as the value of internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation.


ICC (opr) = CpD·VCC·fIN + ICC


SYSTEM DIAGRAM



OUTLINE DRAWING SOP8-P-1.27

Unit: mm







Weight: 0.05g (Typ.)

OUTLINE DRAWING SSOP8-P-0.65

Unit: mm







Weight: 0.02g (Typ.)

OUTLINE DRAWING SSOP8-P-0.50A

Unit: mm





Weight: 0.01g (Typ.)